	Application No.	Applicant(s)
Notice of Allowability	10/604,730	HATTORI, HIDE
	Examiner	Art Unit
	Cassandra Cox	2816
The MAILING DATE of this communication appears on the cover sheet with the correspondence address All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS. This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308. 1. This communication is responsive to 08/13/03.		
2. The allowed claim(s) is/are <u>1-17</u> .		
3. The drawings filed on 13 August 2003 are accepted by the Examiner.		
4.		
 Attachment(s) 1. ☑ Notice of References Cited (PTO-892) 2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948) 3. ☑ Information Disclosure Statements (PTO-1449 or PTO/SB/0 Paper No./Mail Date 08/13/03 4. ☐ Examiner's Comment Regarding Requirement for Deposit of Biological Material 	6. ☐ Interview Summary Paper No./Mail Dat 8), 7. ☐ Examiner's Amendn	ė . l
	S	TIMOTHY P. CALLAHAN UPERVISORY PATENT EXAMINER

U.S. Patent and Trademark Office PTOL-37 (Rev. 1-04)

CONNULUUT GENTEN 281

Notice of Allowability

TECHNOLOGY CENTER 2800
Part of Paper No./Mail Date 2004031

Application/Control Number: 10/604,730 Page 2

Art Unit: 2816

DETAILED ACTION

Allowable Subject Matter

1. Claims 1-17 are allowed.

2. The following is an examiner's statement of reasons for allowance: Claims 1-17 are allowed because the closest prior art of record fails to disclose a circuit as shown in Figure 4 wherein the phase-locked loop comprises an offset resistor (54) coupled between the primary VCO input (N2) and a second input to the op amp (50); a digital-to-analog converter (52) receiving a digital value, for generating a DAC current as a function of the digital value, the DAC current being driven through the offset resistor (54); and a coupling switch (64) between the secondary VCO (46) and the primary phase comparator (32), for coupling the secondary output clock (L2_CLK) to the primary feedback clock after the DAC generates the DAC current to offset a voltage of the primary VCO input in combination with the rest of the limitations of the base claims and any intervening claims.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

3. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Application/Control Number: 10/604,730 Page 3

Art Unit: 2816

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Cassandra Cox whose telephone number is 571-272-1741. The examiner can normally be reached on Monday-Thursday from 8:00 AM to 5:30 PM and on alternate Fridays from 8:00 AM to 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 571-272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

CC March 18, 2004